Month: August 2025

3-Bit Synchronous Counter Using Verilog – Complete Design and Simulation Description Build and simulate a 3-bit synchronous counter in Verilog using flip-flops and logic. Step-by-step guide with testbench and waveform.   Introduction A counter is a basic yet powerful digital component used in most electronic systems. In this blog, we’ll design a 3-bit synchronous counter using Verilog by implementing JK flip-flops with combinational logic. The design and simulation are done using EDAPlayground, making it easy for students and hobbyists to replicate. This is ideal for VLSI labs, digital logic classes, or as a beginner-level project in hardware design.   Core Sections Understanding the Concept A synchronous counter uses flip-flops that share a common clock. Each stage toggles based on the logic of the previous stages. In a 3-bit counter, we count from 000 to 111 and then roll over. Instead of using behavioral-style counter logic (q <= q + 1), this design uses explicit JK flip-flops connected to control toggling at each stage. This helps learners understand how counters work at the gate/flip-flop level.       Verilog Code Explanation Design //Pantech e-learning //Synchronous 3 bit counter using jk flip flop module jk_ff(   input clk,rst,j,k,   output reg q,q_);     always @(posedge clk) begin     if(rst)begin       q<=0;     end     else if(j == 0 && k == 0)begin       q<=q;     end     else if(j == 0 && k == 1)begin       q<=0;     end     else if(j == 1 && k == 0)begin       q<=1;     end     else if(j == 1 && k == 1)begin       q<=~q;     end   end     assign q_ = ~q;   endmodule   module counter(   input clk,rst,   output[2:0] q,q_);     wire w1 = q[1] & q[0];     jk_ff u1(.clk(clk), .rst(rst), .j(1’b1), .k(1’b1), .q(q[0]), .q_(q_[0]));   jk_ff u2(.clk(clk), .rst(rst), .j(q[0]), .k(q[0]), .q(q[1]), .q_(q_[1]));   jk_ff u3(.clk(clk), .rst(rst), .j(w1), .k(w1), .q(q[2]), .q_(q_[2]));   endmodule   Testbench //Pantech e-learning module tb;   reg clk,rst;   wire [2:0] q,q_;     counter uut(.*);     always #5 clk = ~clk;     initial begin     $dumpfile(“waveform.vcd”);     $dumpvars(0,tb);         clk = 0; rst = 1;     #12 rst  = 0;         #100;     $finish;   end     always @(posedge clk) begin     $display(“Time = %t, q= %b, q_ = %b”, $time, q,q_);   end endmodule   Output Figure 1: Synchronous 3-bit counter using JK flip flop log file   Figure 2: Synchronous 3-bit counter using JK flip flop waveform output   Applications Used in digital timers and clocks Base design for binary up-counters in processors FSM state counters Dividers and time delays Address generation in memory controllers FAQs Why use JK flip-flops instead of behavioral q + 1?Using JK flip-flops helps students visualize how hardware is built using fundamental flip-flops and logic. It’s closer to how things are implemented at the gate level. What happens when reset is applied?All flip-flops are reset to 0 synchronously on the next clock edge. Can we design a down counter similarly?Yes, with appropriate toggling logic adjustments or by subtracting the counter output. Why is j0 and k0 always 1?It ensures the first flip-flop toggles on every clock, driving the others based on its output. Is this design synthesizable?Yes. This flip-flop-based structure is synthesizable for FPGA or ASIC implementation. Conclusion This blog walked you through creating a 3-bit synchronous counter using T flip-flops in Verilog. You learned how to structure logic for toggling, simulate it, and understand real-time waveform behavior. It’s a great stepping stone to deeper sequential logic design. Try this in your VLSI Lab using our trainer kit! Optional Add-ons Run the Code on EDAPlayground   About Author: A. Manikandan is an RTL Engineer at Pantech India Solutions Pvt. Ltd. With a strong passion for digital design ,FPGAs and ASIC bus protocols. he specializes in FPGA and hardware development, sharing insights to bridge the gap between academia and industry. You can adjust the second line to reflect any specific expertise or areas of interest you wish to highlight! Looking Ahead: Collaborate With Us Try building this Full Adder on the Intel MAX10 FLK FPGA board and visualize the simulation results in real-time. Want to build a complete multi-bit adder? Explore our beginner-friendly Verilog series at Pantech eLearning. Looking for hands-on training? Join our FPGA/VLSI Internship Program and take your digital design skills tothe next level!​ Email: sales@pantechmail.com Website: pantechelearning.com Exploring EV models & Battery Management Systems Deep dive into autonomous systems & Steer-by-Wire tech Facebook-f Youtube Twitter Instagram Tumblr Let’s innovate together—and prepare the next generation of tech leaders. Mon-fri 09:00 AM – 07:00 PM Sunday Closed Digital Electronics Digital electronics click here Boolean Algebra and Logic Gates. click here… Implementing and Simulating the OR Gate. click here Designing XOR Logic in Verilog click here Building the NOR Gate in Verilog click here Designing the NAND Gate. click here Designing a Half Adder in Verilog click here Build and Simulate a Full Adder in Verilog … click here Building a Ripple Carry Adder in Verilog. click here Designing a 2×1 Multiplexer in Verilog click here Carry look ahead. click here Comparator in verilog. click here Decoder click here Designing a Binary Adder click here Understanding Finite State Machines (FSMs): Types, Code & FAQs for Beginners click here 3-Bit Synchronous Counter Using Verilog – Complete Design and Simulation click here Buy Course All Projects Product MAX10 FLK DEV Board Product Arduino IoT Starter Kit Product dSPIC Development board Product MSP430 Development Board Product 8051 Advanced development board Product 8051 Development Board Product ARM7 Advanced development Board Product TMS320F2812 DSP starter kit Product TMS320F28335 DSP Development board Product More Projects End of Content.

Understanding Finite State Machines (FSMs): Types, Code & FAQs for Beginners Description Learn what Finite State Machines are, explore their types like Moore and Mealy machines, view example Verilog code, and get answers to common FSM questions.   Introduction Finite State Machines (FSMs) are a fundamental concept in digital design, forming the backbone of many real-time systems like vending machines, traffic controllers, and communication protocols. For engineering students and aspiring VLSI designers, mastering FSMs is essential for understanding sequential logic and hardware behaviour. This blog covers the core concepts of FSMs, their types, a sample Mealy machine code, and frequently asked questions.   Core Sections  What is a Finite State Machine (FSM)? A Finite State Machine is a sequential logic circuit that transitions between defined states based on input and clock signals. It has: Finite set of states Inputs and outputs State transition logic Clock and optional reset logic FSMs are widely used in digital design, embedded systems, and VLSI due to their predictability and structured behavior.    Types of FSMs Moore Machine Output depends only on current state Simpler timing Outputs update after clock edge Example: Traffic light controller Mealy Machine Output depends on current state and input Faster output response Requires fewer states Example: Sequence detector Note: Hybrid FSMs combine both Moore and Mealy logic for optimized designs.   Table differentiating types of FSM Type Output depends on Typical use‑cases Key point Moore machine Current state only Control units, pattern generators Simpler timing; outputs change after the clock edge. Mealy machine Current state and present input Sequence detectors, hand‑shaking circuits Fewer states; outputs may change inside the clock cycle.            FSM Code Example  Mealy Machine – Overlapping Sequence Detector InputDesign //Pantech e-learning //Mealy with overlapping code for the sequence 1101 module mealy(   input clk,rst,din,   output reg dout);   typedef enum logic [1:0] {s0,s1,s2,s3}state_;   state_ state,next;     always @(*) begin     next <= state;     dout <= 0;     case(state)       s0: begin         next <= (din)? s1:s0;       end       s1: begin         next <= (din)? s2:s0;       end       s2: begin         next <= (din)? s2:s3;       end       s3: begin         next <= (din)? s1:s0;         dout <=(din)? 1:0;       end     endcase   end   always @(posedge clk) begin     if(rst) begin       state <= s0;     end     else begin       state <= next;     end   end endmodule Testbench   //Pantech e-learning module tb;   reg clk,rst,din;   wire dout;   mealy uut(.*);     initial begin     rst = 1;clk = 0;     #10 rst = 0;   end     initial begin     forever #5 clk = ~clk;   end     initial begin     din = 0;     #20;         din = 1; #10;     din = 1; #10;     din = 0; #10;     din = 1; #10;     din = 1; #10;     din = 0; #10;     din = 1; #10;     din = 0; #10;     din = 1; #10;         #10 $finish;   end     always @(posedge clk) begin     $display(“time = %t din = %b dout = %b”, $time,din,dout);   end endmodule Output   This FSM detects a sequence 1101 using an overlapping Mealy machine. Code includes state encoding, transition logic, and output generation in System verilog.         Applications of FSMs Digital circuit controllers Protocol encoders/decoders Elevator or traffic light logic Sequence detectors in communication systems Embedded system state control   Frequently Asked Questions(FAQs)   What is the main difference between Moore and Mealy FSMs?Moore’s output depends only on state, Mealy’s depends on state + input. Why is Mealy preferred for sequence detection?Because Mealy FSMs give faster response and require fewer states. How can I avoid common FSM coding errors in Verilog?Use non-blocking assignments (<=), reset all states, and provide default values in combinational blocks. What are common uses of FSMs in VLSI design?Control logic, data path steering, communication protocols, and error handling systems. How many states should I use in an FSM?Only as many as necessary to uniquely identify input history or system modes. State minimization helps reduce logic.    Conclusion Finite State Machines are essential tools for digital logic designers. Understanding their types and structure helps you implement smarter hardware logic. Whether you’re building a vending machine controller or designing a VLSI testbench, FSMs are the go-to method for modelling sequential behavior.  Call to Action:The Mealy FSM code (overlapping sequence detector) is available at this link. Simulate it yourself on EDA Playground and explore how the states and outputs behave in real time!You can also try building similar FSMs in your VLSI Lab using the FSM Trainer Kit from Pantech.   About Author: A. Manikandan is an RTL Engineer at Pantech India Solutions Pvt. Ltd. With a strong passion for digital design ,FPGAs and ASIC bus protocols. he specializes in FPGA and hardware development, sharing insights to bridge the gap between academia and industry. You can adjust the second line to reflect any specific expertise or areas of interest you wish to highlight! Looking Ahead: Collaborate With Us Try building this Full Adder on the Intel MAX10 FLK FPGA board and visualize the simulation results in real-time. Want to build a complete multi-bit adder? Explore our beginner-friendly Verilog series at Pantech eLearning. Looking for hands-on training? Join our FPGA/VLSI Internship Program and take your digital design skills tothe next level!​ Email: sales@pantechmail.com Website: pantechelearning.com Exploring EV models & Battery Management Systems Deep dive into autonomous systems & Steer-by-Wire tech Facebook-f Youtube Twitter Instagram Tumblr Let’s innovate together—and prepare the next generation of tech leaders. Mon-fri 09:00 AM – 07:00 PM Sunday Closed Digital Electronics Digital electronics click here Boolean Algebra and Logic Gates. click here… Implementing and Simulating the OR Gate. click here Designing XOR Logic in Verilog click here Building the NOR Gate in Verilog click here Designing the NAND Gate. click here Designing a Half Adder in Verilog click here Build and Simulate a Full Adder in

Designing a Binary Adder-Subtractor in Verilog – Complete Implementation Guide Description Learn how to implement a versatile binary adder-subtractor circuit in Verilog. This guide covers the working principle, truth tables, Verilog code with testbench, and practical applications.   Introduction Binary adder-subtractors are fundamental building blocks in digital systems, used in ALUs, processors, and arithmetic units. This tutorial covers: 2’s complement subtraction method Combined adder-subtractor logic Verilog implementation using dataflow modeling Complete testbench verification   Core Design Circuit Principle The circuit performs: Addition when control signal sub = 0 Subtraction (using 2’s complement) when sub = 1                 Truth Table sub A B Result 0 0 0 A+B 0 0 1 A+B 1 0 0 A-B (2’s comp) 1 1 0 A-B (2’s comp)   Verilog Implementation Main Module   module adder_subtractor(   input [3:0] a, b,   input sub,       // 0=add, 1=subtract   output [3:0] sum,   output cout );     wire [3:0] b_xor = b ^ {4{sub}};  // Invert for subtraction   assign {cout, sum} = a + b_xor + sub;  // Add 1 for 2’s complement   endmodule         Testbench module tb;   reg [3:0] a, b;   reg sub;   wire [3:0] sum;   wire cout;     adder_subtractor uut(a, b, sub, sum, cout);     initial begin     $monitor(“Time=%0t A=%b B=%b sub=%b → Sum=%b Cout=%b”,              $time, a, b, sub, sum, cout);         // Addition tests     sub = 0;     a = 4’b0001; b = 4’b0010; #10;  // 1+2=3     a = 4’b1000; b = 4’b1000; #10;  // 8+8=16 (overflow)         // Subtraction tests     sub = 1;     a = 4’b0101; b = 4’b0010; #10;  // 5-2=3     a = 4’b0001; b = 4’b0011; #10;  // 1-3=-2 (2’s comp)         $finish;   end endmodule       Simulation Results/Output Figure 1: Binary adder subtractor output log file   Figure 2: Binary adder subtractor output waveform   Frequently Asked Questions (FAQs) Q1: Why do we XOR b with m in adder-subtractor?A1: XORing b with m inverts b only when m = 1, enabling 2’s complement subtraction logic. Q2: What does m control in a binary adder-subtractor?A2: m selects the operation — addition when m = 0, subtraction when m = 1. Q3: Why do we use m as the initial carry-in (cin)?A3: To complete 2’s complement subtraction, we need to add 1 after inverting b, which is done by setting cin = 1. Q4: What happens if the result is negative?A4: The result appears in 2’s complement form, such as 1110 representing -2 in a 4-bit system. Q5: Why is structural modelling used here?A5: Structural modelling reflects real gate-level connectivity and helps understand circuit composition using modules like full adders.   View and simulate the full project here: EDA Playground Simulation – Binary Adder-Subtractor     Conclusion You’ve learned how to design a 4-bit binary adder-subtractor in Verilog using structural modeling. This design is ideal for understanding the logic of 2’s complement arithmetic and modular digital circuit construction. Structural modeling is widely used in real-world digital design for scalability and clarity.   Call to Action (CTA) Try building this on your own FPGA or VLSI Lab Kit.Join our VLSI Internship Program to explore more hands-on Verilog projects like this.   About Author: A. Manikandan is an RTL Engineer at Pantech India Solutions Pvt. Ltd. With a strong passion for digital design ,FPGAs and ASIC bus protocols. he specializes in FPGA and hardware development, sharing insights to bridge the gap between academia and industry. You can adjust the second line to reflect any specific expertise or areas of interest you wish to highlight! Looking Ahead: Collaborate With Us Try building this Full Adder on the Intel MAX10 FLK FPGA board and visualize the simulation results in real-time. Want to build a complete multi-bit adder? Explore our beginner-friendly Verilog series at Pantech eLearning. Looking for hands-on training? Join our FPGA/VLSI Internship Program and take your digital design skills tothe next level!​ Email: sales@pantechmail.com Website: pantechelearning.com Exploring EV models & Battery Management Systems Deep dive into autonomous systems & Steer-by-Wire tech Facebook-f Youtube Twitter Instagram Tumblr Let’s innovate together—and prepare the next generation of tech leaders. Mon-fri 09:00 AM – 07:00 PM Sunday Closed Digital Electronics Digital electronics click here Boolean Algebra and Logic Gates. click here… Implementing and Simulating the OR Gate. click here Designing XOR Logic in Verilog click here Building the NOR Gate in Verilog click here Designing the NAND Gate. click here Designing a Half Adder in Verilog click here Build and Simulate a Full Adder in Verilog … click here Building a Ripple Carry Adder in Verilog. click here Designing a 2×1 Multiplexer in Verilog click here Carry look ahead. click here Comparator in verilog. click here Decoder click here Designing a Binary Adder click here Buy Course All Projects Product MAX10 FLK DEV Board Product Arduino IoT Starter Kit Product dSPIC Development board Product MSP430 Development Board Product 8051 Advanced development board Product 8051 Development Board Product ARM7 Advanced development Board Product TMS320F2812 DSP starter kit Product TMS320F28335 DSP Development board Product More Projects End of Content.

Demystifying the 3-to-8 Decoder in Verilog: Logic, Code, and Simulation DescriptionExplore how a 3-to-8 decoder works in digital circuits. Learn its truth table, Verilog implementation, testbench, and real-time simulation output. Introduction A decoder is a crucial component in digital logic design. It takes binary input and activates one specific output line. In microprocessors, memory systems, and embedded controllers, decoders are used for address decoding and control signal routing. This blog explains the 3-to-8 decoder using Verilog with simulation results. Concept Explanation A decoder converts binary inputs into a one-hot output, meaning only one output line is active (logic high) for each input combination. A 3-to-8 decoder has 3 input bits and 8 output lines, enabling it to represent 8 distinct states.Inputs: a2, a1, a0Outputs: d0 to d7 Truth Table a2 a1 a0 d7 d6 d5 d4 d3 d2 d1 d0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0   Verilog Implementation // Pantech e-learning // 3 to 8 decoder implementation using behavioural modelling module decoder(   input [2:0] a,   output reg [7:0] d );   always @(*) begin     d = 8’b00000000;     d[a] = 1’b1;   end endmodule Testbench Code // Pantech e-learning module tb;   reg [2:0] a;   wire [7:0] d;   decoder uut(.a(a), .d(d));   initial begin     a = 0;     repeat (8) begin       #10;       $display(“a = %b d = %b”, a, d);       a = a + 1;     end     $finish;   end endmodule Output The simulation output will sequentially display the 8-bit one-hot output for each input from 000 to 111, verifying correct decoder operation. Figure 1: 3 to 8 decoder simulation output log file Figure 2: 3 too 8 decoder simulation output waveform   Top 5 FAQs on Decoders Q1: What is the purpose of a decoder?A decoder activates a specific output line based on binary input. It is used in memory, microprocessors, and digital displays. Q2: How many outputs does a 3-to-8 decoder have?A 3-to-8 decoder has 8 outputs (2³ = 8), one for each possible input combination. Q3: Can multiple outputs be high at the same time in a decoder?No, in a standard decoder, only one output is high at any time, based on the input. Q4: What happens if inputs are undefined (X or Z)?Decoder outputs can behave unpredictably if inputs are undefined. Proper initialization is important. Q5: What is the difference between an encoder and a decoder?A decoder converts binary input into one-hot output, while an encoder does the reverse—it converts one-hot input into binary. Conclusion You’ve learned how a 3-to-8 decoder works and how to implement it in Verilog using behavioral modelling. Understanding decoders is fundamental for applications in memory selection, instruction decoding, and digital displays. Try It Yourself Run the 3-to-8 Decoder Verilog simulation online:Click here to simulate on EDA Playground Call to Action Explore more digital design experiments with our Digital Electronics Lab Kit.Looking to deepen your understanding?Join our Verilog Internship Program and start building real-time projects today!Download this Verilog code and try variations for your lab practice. About Author: A. Manikandan is an RTL Engineer at Pantech India Solutions Pvt. Ltd. With a strong passion for digital design ,FPGAs and ASIC bus protocols. he specializes in FPGA and hardware development, sharing insights to bridge the gap between academia and industry. You can adjust the second line to reflect any specific expertise or areas of interest you wish to highlight! Looking Ahead: Collaborate With Us Try building this Full Adder on the Intel MAX10 FLK FPGA board and visualize the simulation results in real-time. Want to build a complete multi-bit adder? Explore our beginner-friendly Verilog series at Pantech eLearning. Looking for hands-on training? Join our FPGA/VLSI Internship Program and take your digital design skills tothe next level!​ Email: sales@pantechmail.com Website: pantechelearning.com Exploring EV models & Battery Management Systems Deep dive into autonomous systems & Steer-by-Wire tech Facebook-f Youtube Twitter Instagram Tumblr Let’s innovate together—and prepare the next generation of tech leaders. Mon-fri 09:00 AM – 07:00 PM Sunday Closed Digital Electronics Digital electronics click here Boolean Algebra and Logic Gates. click here… Implementing and Simulating the OR Gate. click here Designing XOR Logic in Verilog click here Building the NOR Gate in Verilog click here Designing the NAND Gate. click here Designing a Half Adder in Verilog click here Build and Simulate a Full Adder in Verilog … click here Building a Ripple Carry Adder in Verilog. click here Designing a 2×1 Multiplexer in Verilog click here Carry look ahead. click here Comparator in verilog. click here Decoder click here Designing a Binary Adder click here Buy Course All Projects Product MAX10 FLK DEV Board Product Arduino IoT Starter Kit Product dSPIC Development board Product MSP430 Development Board Product 8051 Advanced development board Product 8051 Development Board Product ARM7 Advanced development Board Product TMS320F2812 DSP starter kit Product TMS320F28335 DSP Development board Product More Projects End of Content.